- Home
- VLSI D&T
- _VHDL CODE
- __AND Gate
- __OR Gate
- __NOT Gate
- __NAND Gate
- __NOR Gate
- __XNOR Gate
- __XOR Gate
- __Half Adder
- __Half Substractor
- __Full Adder
- __4Bit UP COUNTER
- __4Bit DOWN COUNTER
- __D Flip_Flop
- __SR Flip_Flop
- __JK Flip_Flop
- __T Flip_Flop
- _UNIT1
- __Syllabus
- __Introduction To VHDL
- __Language Elements
- __Operators
- _UNIT2
- __Clock Skew
- __Jitter
- __Clock Distribution
- __Power Distribution
- __Power Optimization
- __Interconnecting Routing
- _UNIT3
- AI
- _UNIT 1.FOUNDATION
- __Introduction To AI
- _UNIT 2:Searching
- _UNIT 3:Knowledge Representation
- IOT
- _UNIT 1:Fundamentals of IOT
- _UNIT 2:Sensors Networks
- _UNIT 3:Wireless Technologies for IOT
- _UNIT 4:IP Based protocols for IOT
- _UNIT 5:Data Handling & Analytics
- _UNIT 6:Applications of IOT
- CN&S
- _UNIT 1:Introduction to LAN(Local Area Network)
- _UNIT 2:Network Layer Part 1
- _UNIT 3:Network Layer Part 2
Showing posts with the label Language ElementsShow all
VLSI D&T
Language Elements
Language Elements Identifiers An identifier in VHDL is composed of a sequence of one or more characters. A legal character is an upper-case let…
Read more
LATEST POSTS
-
Power Distribution QUE::Explain power distribution and power optimization technique . Power Distribution presents several significant probl... -
FEATURES OF 8051 MICRO-CONTROLLER 8 bit DATA Bus. 8 bit Arithmetic and Logical Unit. 128 bytes of on chip data memory. 4K of on chip program... -
Interconnecting Routing QUE::Explain interconnecting routing technique. The basic objective of this design are area , delay, and power fl... -
SIMPLE ASSEMBLY LANGUAGE PROGRAM Add two 8 bit number 35H and 42H. Store the result on memory location 50H. Program- ORG 0000H MOV A,#35H;..... -
INTRODUCTION TO VHDL It is Hardware Description Language . It is standard technology independent language. Applications are FPGA, CPLD ... -
Power Optimization QUE::Explain power optimization technique. QUE::Explain power distribution ad power optimization technique. Power opt... -
JITTER QUE:Explain clock Jitter ? ANS : Clock Jitter is define as the difference between time period of the clock w/f. Due to c... -
4 BIT UP COUNTER CODE library IEEE; use IEEE STD_LOGIC_1164.all; entity 4bit_counter is port(clk, rst, mode:in STD_LOGIC; ... -
ADVANTAGES AND DISADVANTAGES OF 8051 MICRO-CONTROLLER ADVANTAGES The hardware is less because of single chip microcomputer system. This redu... -
Full Adder CODE library IEEE; use IEEE STD_LOGIC_1164.all; entity full_add_df is port(a,b,cin:in STD_LOGIC; sum, carry:...
Empowering the digital solutions
telegram